A Vernier Time-to-Digital Converter With Delay Latch Chain Architecture

Andersson, NiklasLinköpings universitet,Elektroniska Kretsar och System,Tekniska högskolan (författare)

A new Vernier time-to-digital converter (TDC) architecture using a delay line and a chain of delay latches is proposed. The delay latches replace the functionality of one delay chain and the sample register commonly found in Vernier converters, hereby enabling power and hardware efficiency improvements. The delay latches can be implemented using either standard or full custom cells, allowing the architecture to be implemented in field-programmable gate arrays, digital synthesized application-specific integrated circuits, or in full custom design flows. To demonstrate the proposed concept, a 7-bit Vernier TDC has been implemented in a standard 65-nm CMOS process with an active core size of 33 mu m x 120 mu m. The time resolution is 5.7 ps with a power consumption of 1.75 mW measured at a conversion rate of 100 MS/s.

Vesterbacka, MarkLinköpings universitet,Elektroniska Kretsar och System,Tekniska högskolan(Swepub:liu)marve48 (författare)
Linköpings universitetElektroniska Kretsar och System (creator_code:org_t)

Ingår i:IEEE Transactions on Circuits and Systems - II - Express Briefs: Institute of Electrical and Electronics Engineers (IEEE)61:10, s. 773-7771549-77471558-3791

Om ämnet

Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.