Search: WFRF:(Samuelsson Christer) >
A 1.1V 6.2mW, Highl...
A 1.1V 6.2mW, Highly Linear Wideband RF Front-end for Multi-Standard Receivers in 90nm CMOS
-
- Ahsan, Naveed (author)
- Linköpings universitet,Elektroniska komponenter,Tekniska högskolan
-
- Svensson, Christer (author)
- Linköpings universitet,Elektroniska komponenter,Tekniska högskolan
-
- Ramzan, Rashad (author)
- Linköpings universitet,Elektroniska komponenter,Tekniska högskolan
-
show more...
-
- Dąbrowski, Jerzy (author)
- Linköpings universitet,Elektroniska komponenter,Tekniska högskolan
-
- Ouacha, Aziz (author)
- Linköpings universitet,Elektroniska komponenter,Tekniska högskolan
-
- Samuelsson, Carl (author)
- Swedish Defence Research Agency (FOI), P.O. Box 1165, SE-581 11 Linköping, Sweden
-
show less...
-
(creator_code:org_t)
- 2011-06-19
- 2012
- English.
-
In: Analog Integrated Circuits and Signal Processing. - : SpringerLink. - 0925-1030 .- 1573-1979. ; 70:1, s. 79-90
- Related links:
-
https://urn.kb.se/re...
-
show more...
-
https://doi.org/10.1...
-
show less...
Abstract
Subject headings
Close
- This paper presents the design and implementation of a low power, highly linear, wideband RF front-end in 90nm CMOS. The architecture consists of an inverter-like common gate low noise amplifier followed by a passive ring mixer. The proposed architecture achieves high linearity in a wide band (0.5-6GHz) at very low power. Therefore, it is a suitable choice for software defined radio (SDR) receivers. The chip measurement results indicate that the inverter-like common gate input stage has a broadband input match achieving S11 below -8.8dB up to 6GHz. The measured single sideband noise figure at an LO frequency of 2GHz and an IF of 10MHz is 6.25dB. The front-end achieves a voltage conversion gain of 4.5dB at 1GHz with 3dB bandwidth of more than 6GHz. The measured input referred 1dB compression point is +1.5dBm while the IIP3 is +11.73dBm and the IIP2 is +26.23dBm respectively at an LO frequency of 2GHz. The RF front-end consumes 6.2mW from a 1.1V supply with an active chip area of 0.0856mm2.
Keyword
- Blocker suppression
- common gate (CG)
- highly linear
- low power
- multi-standard
- software defined radio
- wideband front-end
- TECHNOLOGY
- TEKNIKVETENSKAP
Publication and Content Type
- ref (subject category)
- art (subject category)
Find in a library
To the university's database