Sökning: WFRF:(Fredriksson Henrik)
> (2005-2009) >
2.6 Gb/s Over a Fou...
2.6 Gb/s Over a Four-Drop Bus Using an Adaptive 12-Tap DFE
-
- Fredriksson, Henrik, 1975- (författare)
- Linköpings universitet,Tekniska högskolan,Elektroniska komponenter
-
- Svensson, Christer, 1941- (författare)
- Linköpings universitet,Tekniska högskolan,Elektroniska komponenter
-
(creator_code:org_t)
- Bristol, UK : IOP Institute of Physics, 2008
- 2008
- Engelska.
-
Ingår i: ESSCIRC 2008 - Proceedings of the 34th European Solid-State Circuits Conference. - Bristol, UK : IOP Institute of Physics. - 9781424423620 - 9781424423613 ; , s. 470-473
- Relaterad länk:
-
https://urn.kb.se/re...
-
visa fler...
-
https://doi.org/10.1...
-
visa färre...
Abstract
Ämnesord
Stäng
- For PC DRAM buses, the number of slots per channel has decreased as data rates have increased. This limits the maximum memory capacity per channel. Signal equalization can be used to increase bit-rates for channels with a large number of slots and offer a cost effective method to solve the memory capacity problem. This paper presents a blind adaptive decision feedback equalizer (DFE) that enables high data-rates with a large number of slots per channel. Measurements at 2.6 Gb/s over a four-drop bus are presented.
Nyckelord
- TECHNOLOGY
- TEKNIKVETENSKAP
Publikations- och innehållstyp
- ref (ämneskategori)
- kon (ämneskategori)
Hitta via bibliotek
Till lärosätets databas