A Tool for Low-Power Synthesis of FSMs with Mixed Synchronous/Asynchronous State Memory

• An efficient way to obtain Finite-State Machines (FSMs) with low power consumption is to,partition the machine into two or more sub-FSMs and use dynamic power management, where all sub-FSMs not active are shut down, to reduce dynamic power dissipation. In this paper we focus on FSM partitioning algorithms and RT-level power estimation functions that are the key issues in the design of a CAD tool for synthesis of low-power partitioned FSMS. We target an implementation architecture that is based on both synchronous and asynchronous state memory elements that enables larger power reductions than fully synchronous architectures do. Power reductions of up to 77% have been achieved at a cost of an increase in area of 18%.

Ämnesord

TEKNIK OCH TEKNOLOGIER  -- Elektroteknik och elektronik (hsv//swe)

ENGINEERING AND TECHNOLOGY  -- Electrical Engineering, Electronic Engineering, Information Engineering (hsv//eng)

Nyckelord

Low Power FSM CAD

Electrical engineering, electronics and photonics

Elektroteknik, elektronik och fotonik

Publikations- och innehållstyp

ref (ämneskategori)

kon (ämneskategori)