Sökning: (WFRF:(Stirrups Kathleen)) srt2:(2013) pers:(Wareham Nicholas J) mspu:(article) pers:(Langenberg Claudia) >
A 5 GHz CT ^Delta;Σ...
A 5 GHz CT ^Delta;Σ ADC with 250 MHz Signal Bandwidth in 28 nm-FDSOI CMOS
-
- Tan, Siyu (författare)
- Lund University,Lunds universitet,Integrerade elektroniksystem,Forskargrupper vid Lunds universitet,Integrated Electronic Systems,Lund University Research Groups
-
- Sundstrom, Lars (författare)
- Ericsson AB
-
- Palm, Mattias (författare)
- Ericsson AB
-
visa fler...
-
- Mattisson, Sven (författare)
- Lund University,Lunds universitet,Integrerade elektroniksystem,Forskargrupper vid Lunds universitet,Integrated Electronic Systems,Lund University Research Groups,Ericsson AB
-
- Andreani, Pietro (författare)
- Lund University,Lunds universitet,Integrerade elektroniksystem,Forskargrupper vid Lunds universitet,Integrated Electronic Systems,Lund University Research Groups
-
Nurmi, Jari (redaktör/utgivare)
-
Ellervee, Peeter (redaktör/utgivare)
-
Halonen, Kari (redaktör/utgivare)
-
Roning, Juha (redaktör/utgivare)
-
visa färre...
-
(creator_code:org_t)
- 2019
- 2019
- Engelska.
-
Ingår i: 2019 IEEE Nordic Circuits and Systems Conference, NORCAS 2019 : NORCHIP and International Symposium of System-on-Chip, SoC 2019 - Proceedings - NORCHIP and International Symposium of System-on-Chip, SoC 2019 - Proceedings. - 9781728127705 - 9781728127699
- Relaterad länk:
-
http://dx.doi.org/10...
-
visa fler...
-
https://lup.lub.lu.s...
-
https://doi.org/10.1...
-
visa färre...
Abstract
Ämnesord
Stäng
- This paper presents a continuous-time ΔΣ ADC in a 28nm-FDSOI CMOS technology. The ADC is clocked at 5GHz with a signal bandwidth of 250 MHz, for an oversampling ratio (OSR) of only 10. The conversion from high-level model to circuit-level implementation requires multiple high-speed design methodologies and a careful layout. A 4th order loop filter is adopted to enhance quantization noise shaping in presence of a low OSR. The loop filter is built with inverter-based integrators, and the transistors are tuned by adjusting body-biasing voltages. The extra loop delay exceeds one clock cycle, requiring two additional feedback paths to restore the nominal noise transfer function. Furthermore, current-mode logic is used in the digital part to improve the signal transition speed. The ΔΣ ADC has a simulated SNDR of 73.1 dB for a simulated power consumption of 232mW.
Ämnesord
- TEKNIK OCH TEKNOLOGIER -- Elektroteknik och elektronik -- Signalbehandling (hsv//swe)
- ENGINEERING AND TECHNOLOGY -- Electrical Engineering, Electronic Engineering, Information Engineering -- Signal Processing (hsv//eng)
Publikations- och innehållstyp
- kon (ämneskategori)
- ref (ämneskategori)
Hitta via bibliotek
Till lärosätets databas