id:"swepub:oai:DiVA.org:kth-27375"
Search: id:"swepub:oai:DiVA.org:kth-27375" > Buffer Optimization...
- 1 of 1
- Previous record
- Next record
- To hitlist
Buffer Optimization in Network-on-Chip Through Flow Regulation
-
- Jafari, Fahimeh (author)
- KTH,Elektroniksystem
-
- Lu, Zhonghai (author)
- KTH,Elektroniksystem
-
- Jantsch, Axel (author)
- KTH,Elektroniksystem
- show more...
- Yaghmaee, Mohammad Hossein (author)
- show less...
- (creator_code:org_t)
- 2010
- 2010
- English.
- In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. - 0278-0070 .- 1937-4151. ; 29:12, s. 1973-1986
- Journal article (peer-reviewed)
Abstract
Subject headings
Close
- For network-on-chip (NoC) designs, optimizing buffers is an essential task since buffers are a major source of cost and power consumption. This paper proposes flow regulation and has defined a regulation spectrum as a means for system-on-chip architects to control delay and backlog bounds. The regulation is performed per flow for its peak rate and burstiness. However, many flows may have conflicting regulation requirements due to interferences with each other. Based on the regulation spectrum, this paper optimizes the regulation parameters aiming for buffer optimization. Three timing-constrained buffer optimization problems are formulated, namely, buffer size minimization, buffer variance minimization, and multiobjective optimization, which has both buffer size and variance as minimization objectives. Minimizing buffer variance is also important because it affects the modularity of routers and network interfaces. A realistic case study exhibits 62.8% reduction of total buffers, 84.3% reduction of total latency, and 94.4% reduction on the sum of variances of buffers. Likewise, the experimental results demonstrate similar improvements in the case of synthetic traffic patterns. The optimization algorithm has low run-time complexity, enabling quick exploration of large design spaces. This paper concludes that optimal flow regulation can be a highly valuable instrument for buffer optimization in NoC designs.
Subject headings
- TEKNIK OCH TEKNOLOGIER -- Elektroteknik och elektronik -- Annan elektroteknik och elektronik (hsv//swe)
- ENGINEERING AND TECHNOLOGY -- Electrical Engineering, Electronic Engineering, Information Engineering -- Other Electrical Engineering, Electronic Engineering, Information Engineering (hsv//eng)
Keyword
- Buffer size
- buffer variance
- interior point method
- network-on-chip (NoC)
- optimization problem
- Electronics
- Elektronik
Publication and Content Type
- ref (subject category)
- art (subject category)
Find in a library
- IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (Search for host publication in LIBRIS)
To the university's database
- 1 of 1
- Previous record
- Next record
- To hitlist
Find more in SwePub
- By the author/editor
- Jafari, Fahimeh
- Lu, Zhonghai
- Jantsch, Axel
- Yaghmaee, Mohamm ...
- About the subject
-
- ENGINEERING AND TECHNOLOGY
- ENGINEERING AND ...
- and Electrical Engin ...
- and Other Electrical ...
- Articles in the publication
- IEEE Transaction ...
- By the university
- Royal Institute of Technology
Search outside SwePub
- Extend your search to:
- Google Book Search
- Google Scholar
Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.
- Copyright © LIBRIS - National Library Systems
- LIBRIS.kb.se
