SwePub
Sök i LIBRIS databas

  Extended search

id:"swepub:oai:lup.lub.lu.se:f0144493-53a5-4912-a409-4f431f79c27e"
 

Search: id:"swepub:oai:lup.lub.lu.se:f0144493-53a5-4912-a409-4f431f79c27e" > Ultra Low Voltage S...

  • 1 of 1
  • Previous record
  • Next record
  •    To hitlist

Ultra Low Voltage Synthesizable Memories: A Trade-Off Discussion in 65nm CMOS

Andersson, Oskar (author)
Lund University,Lunds universitet,Institutionen för elektro- och informationsteknik,Institutioner vid LTH,Lunds Tekniska Högskola,Department of Electrical and Information Technology,Departments at LTH,Faculty of Engineering, LTH
Mohammadi, Babak (author)
Lund University,Lunds universitet,Institutionen för elektro- och informationsteknik,Institutioner vid LTH,Lunds Tekniska Högskola,Department of Electrical and Information Technology,Departments at LTH,Faculty of Engineering, LTH
Meinerzhagen, Pascal (author)
Swiss Federal Institute of Technology
show more...
Burg, Andreas (author)
Swiss Federal Institute of Technology
Rodrigues, Joachim (author)
Lund University,Lunds universitet,Institutionen för elektro- och informationsteknik,Institutioner vid LTH,Lunds Tekniska Högskola,System på chips (master),Utbildningsprogram, LTH,Department of Electrical and Information Technology,Departments at LTH,Faculty of Engineering, LTH,Embedded Electronics Engineering (M.Sc.),Educational programmes, LTH,Faculty of Engineering, LTH
show less...
 (creator_code:org_t)
2016
2016
English.
In: IEEE Transactions on Circuits and Systems Part 1: Regular Papers. - 1549-8328. ; 63:6, s. 806-817
  • Journal article (peer-reviewed)
Abstract Subject headings
Close  
  • In this study, design considerations for ultra low voltage (ULV) standard-cell based memories (SCM) are presented. Trade-offs for area cost, leakage power, access time, and access energy are discussed and realized using different read logic styles, latch architecture designs, and process options. Furthermore, deployment of multiple threshold voltages (Vth) options in a single standard-cell/bitcell enables additional architectural choices. Silicon measurements from five memory designs, optimized at the transistor level in conjunction with gate-level optimizations, are considered to demonstrate the different trade-off corners. Measurements show that substituting the storage element in an SCM with a D-latch using transistor stacking and channel length stretching results in lowest leakage power. Alternatively, a pass- transistor based latch as storage element reduces the area footprint at a cost of reduced access speed, which can be compensated by using a lower-Vth pass-transistor. However, relatively high speed (tens of MHz) in the near- to subthreshold (sub-Vth) region is achievable if general purpose transistors are used instead of low power transistors. A discussion is included to illustrate when to implement ULV memories using SCMs and when to choose sub-Vth SRAMs. The discussion shows that the border is between 4-6 kb, depending on the number of words and the wordlength configuration.

Subject headings

TEKNIK OCH TEKNOLOGIER  -- Elektroteknik och elektronik (hsv//swe)
ENGINEERING AND TECHNOLOGY  -- Electrical Engineering, Electronic Engineering, Information Engineering (hsv//eng)

Publication and Content Type

art (subject category)
ref (subject category)

Find in a library

To the university's database

  • 1 of 1
  • Previous record
  • Next record
  •    To hitlist

Find more in SwePub

By the author/editor
Andersson, Oskar
Mohammadi, Babak
Meinerzhagen, Pa ...
Burg, Andreas
Rodrigues, Joach ...
About the subject
ENGINEERING AND TECHNOLOGY
ENGINEERING AND ...
and Electrical Engin ...
Articles in the publication
IEEE Transaction ...
By the university
Lund University

Search outside SwePub

Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.

 
pil uppåt Close

Copy and save the link in order to return to this view