SwePub
Sök i LIBRIS databas

  Extended search

AMNE:(ENGINEERING AND TECHNOLOGY Electrical Engineering, Electronic Engineering, Information Engineering Signal Processing)
 

Search: AMNE:(ENGINEERING AND TECHNOLOGY Electrical Engineering, Electronic Engineering, Information Engineering Signal Processing) > (2000-2004) > Two-level Reconfigu...

Two-level Reconfigurable Architecture for High-Performance Signal Processing

Johnsson, Dennis (author)
Högskolan i Halmstad,Centrum för forskning om inbyggda system (CERES)
Bengtsson, Jerker (author)
Högskolan i Halmstad,Centrum för forskning om inbyggda system (CERES)
Svensson, Bertil (author)
Högskolan i Halmstad,Centrum för forskning om inbyggda system (CERES)
 (creator_code:org_t)
Arthens : CSREA Press, 2004
2004
English.
In: ERSA'04, The 2004 International Conference on Engineering of Reconfigurable Systems and Algorithms. - Arthens : CSREA Press. - 9781932415421 ; , s. 177-183
  • Conference paper (peer-reviewed)
Abstract Subject headings
Close  
  • High speed signal processing is often performed as a pipeline of functions on streams or blocks of data. In order to obtain both flexibility and performance, parallel, reconfigurable array structures are suitable for such processing. The array topology can be used both on the micro and macro-levels, i.e. both when mapping a function on a fine-grained array structure and when mapping a set of functions on different nodes in a coarse-grained array. We outline an architecture on the macro-level as well as explore the use of an existing, commercial, word level reconfigurable architecture on the micro-level. We implement an FFT algorithm in order to determine how much of the available resources are needed for controlling the computations. Having no program memory and instruction sequencing available, a large fraction, 70%, of the used resources is used for controlling the computations, but this is still more efficient than having statically dedicated resources for control. Data can stream through the array at maximum I/O rate, while computing FFTs. The paper also shows how pipelining of the FFT algorithm over a two-level reconfigurable array of arrays can be done in various ways, depending on the application demands.

Subject headings

NATURVETENSKAP  -- Data- och informationsvetenskap -- Datorteknik (hsv//swe)
NATURAL SCIENCES  -- Computer and Information Sciences -- Computer Engineering (hsv//eng)
TEKNIK OCH TEKNOLOGIER  -- Elektroteknik och elektronik -- Signalbehandling (hsv//swe)
ENGINEERING AND TECHNOLOGY  -- Electrical Engineering, Electronic Engineering, Information Engineering -- Signal Processing (hsv//eng)
NATURVETENSKAP  -- Data- och informationsvetenskap -- Datavetenskap (hsv//swe)
NATURAL SCIENCES  -- Computer and Information Sciences -- Computer Sciences (hsv//eng)

Keyword

signal processing
reconfigurable array
dataflow
Computer engineering
Datorteknik

Publication and Content Type

ref (subject category)
kon (subject category)

Find in a library

To the university's database

Search outside SwePub

Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.

 
pil uppåt Close

Copy and save the link in order to return to this view