WFRF:(Kaxiras Stefanos Professor)
Search: WFRF:(Kaxiras Stefanos Professor) > Early Address Predi...
- 7 of 8
- Previous record
- Next record
- To hitlist
Early Address Prediction : Efficient Pipeline Prefetch and Reuse
-
- Alves, Ricardo (author)
- Uppsala universitet,Datorteknik,2111 NE 25th Ave, Hillsboro, OR 97124 USA.
-
- Kaxiras, Stefanos (author)
- Uppsala universitet,Datorteknik,Datorarkitektur och datorkommunikation,Avdelningen för datorteknik
-
- Black-Schaffer, David, Professor (author)
- Uppsala universitet,Datorteknik,Datorarkitektur och datorkommunikation,uart
- (creator_code:org_t)
- 2021-06-08
- 2021
- English.
- In: ACM Transactions on Architecture and Code Optimization (TACO). - : Association for Computing Machinery (ACM). - 1544-3566 .- 1544-3973. ; 18:3
- Journal article (peer-reviewed)
Abstract
Subject headings
Close
- Achieving low load-to-use latency with low energy and storage overheads is critical for performance. Existing techniques either prefetch into the pipeline (via address prediction and validation) or provide data reuse in the pipeline (via register sharing or LO caches). These techniques provide a range of tradeoffs between latency, reuse, and overhead. In this work, we present a pipeline prefetching technique that achieves state-of-the-art performance and data reuse without additional data storage, data movement, or validation overheads by adding address tags to the register file. Our addition of register file tags allows us to forward (reuse) load data from the register file with no additional data movement, keep the data alive in the register file beyond the instruction's lifetime to increase temporal reuse, and coalesce prefetch requests to achieve spatial reuse. Further, we show that we can use the existing memory order violation detection hardware to validate prefetches and data forwards without additional overhead. Our design achieves the performance of existing pipeline prefetching while also forwarding 32% of the loads from the register file (compared to 15% in state-of-the-art register sharing), delivering a 16% reduction in L1 dynamic energy (1.6% total processor energy), with an area overhead of less than 0.5%.
Subject headings
- TEKNIK OCH TEKNOLOGIER -- Elektroteknik och elektronik -- Datorsystem (hsv//swe)
- ENGINEERING AND TECHNOLOGY -- Electrical Engineering, Electronic Engineering, Information Engineering -- Computer Systems (hsv//eng)
Keyword
- Pipeline prefetching
- first level cache
- energy efficient computing
- address prediction
- register sharing
Publication and Content Type
- ref (subject category)
- art (subject category)
Find in a library
- ACM Transactions on Architecture and Code Optimization (TACO) (Search for host publication in LIBRIS)
To the university's database
- 7 of 8
- Previous record
- Next record
- To hitlist
Find more in SwePub
- By the author/editor
- Alves, Ricardo
- Kaxiras, Stefano ...
- Black-Schaffer, ...
- About the subject
-
- ENGINEERING AND TECHNOLOGY
- ENGINEERING AND ...
- and Electrical Engin ...
- and Computer Systems
- Articles in the publication
- ACM Transactions ...
- By the university
- Uppsala University
Search outside SwePub
- Extend your search to:
- Google Book Search
- Google Scholar
Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.
- Copyright © LIBRIS - National Library Systems
- LIBRIS.kb.se
