SwePub
Sök i LIBRIS databas

  Utökad sökning

WFRF:(Hu Xun)
 

Sökning: WFRF:(Hu Xun) > (2020-2024) > Evaluation of antip...

Evaluation of antiparallel SiC Schottky diode in SiC MOSFET phase-leg configuration of synchronous rectifier

Qin, Haihong (författare)
Nanjing University of Aeronautics and Astronautics
Huang, Rongxia (författare)
Nanjing University of Aeronautics and Astronautics
Hu, Haoxiang (författare)
Nanjing University of Aeronautics and Astronautics
visa fler...
Xun, Qian, 1990 (författare)
Chalmers tekniska högskola,Chalmers University of Technology
Chen, Wenming (författare)
Nanjing University of Aeronautics and Astronautics
Fu, Dafeng (författare)
Nanjing University of Aeronautics and Astronautics
visa färre...
 (creator_code:org_t)
2023
2023
Engelska.
Ingår i: Energy Reports. - 2352-4847. ; 9, s. 337-342
  • Tidskriftsartikel (refereegranskat)
Abstract Ämnesord
Stäng  
  • The MOSFET synchronous rectification (SR) is widely used to reduce the conduction loss during the freewheeling period. Due to the wide band gap of silicon carbide (SiC), the intrinsic body diode of SiC MOSFET exhibits a high voltage drop. Therefore, SiC Schottky diodes (SBD) and SiC MOSFETs are usually used in reverse parallel to reduce power loss. However, the increase of equivalent junction capacitance due to the addition of an external SiC SBD could bring larger turn-on current on opposite power transistor of the phase-leg. Furthermore, as the parasitic inductance associated with layout hinders the prompt transfer of current between SiC SBD and body diode, the external SiC SBD cannot be fully utilized, and it may deteriorate the overall performance, especially at heavy load. We comprehensively compare power losses when SiC SBD are antiparallel or not, at different working conditions, including different layout compactness, load current and dead time. It's hard to get the effect of loss reduction loss when add antiparallel SiC SBD due to the parasitic inductance induced by the layout. The results can provide a guidance to properly select SiC SBD in a phase-leg configuration under SR mode for freewheeling during the dead time.

Ämnesord

TEKNIK OCH TEKNOLOGIER  -- Elektroteknik och elektronik -- Annan elektroteknik och elektronik (hsv//swe)
ENGINEERING AND TECHNOLOGY  -- Electrical Engineering, Electronic Engineering, Information Engineering -- Other Electrical Engineering, Electronic Engineering, Information Engineering (hsv//eng)

Nyckelord

SiC MOSFET
Phase-leg configuration
Anti-parallel
Synchronous rectification

Publikations- och innehållstyp

art (ämneskategori)
ref (ämneskategori)

Hitta via bibliotek

Till lärosätets databas

Sök utanför SwePub

Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.

 
pil uppåt Stäng

Kopiera och spara länken för att återkomma till aktuell vy