SwePub
Sök i LIBRIS databas

  Extended search

WFRF:(Andersson Andreas)
 

Search: WFRF:(Andersson Andreas) > An Ultra-Low-Power ...

An Ultra-Low-Power Application-Specific Processor for Compressed Sensing

Constantin, Jeremy (author)
Dogan, Ahmed (author)
Andersson, Oskar (author)
Lund University,Lunds universitet,Institutionen för elektro- och informationsteknik,Institutioner vid LTH,Lunds Tekniska Högskola,Department of Electrical and Information Technology,Departments at LTH,Faculty of Engineering, LTH
show more...
Meinerzhagen, Pascal (author)
Rodrigues, Joachim (author)
Lund University,Lunds universitet,Institutionen för elektro- och informationsteknik,Institutioner vid LTH,Lunds Tekniska Högskola,Department of Electrical and Information Technology,Departments at LTH,Faculty of Engineering, LTH
Atienza, David (author)
Burg, Andreas (author)
Coskun, Ayse (editor)
Burg, Andreas (editor)
Reis, Ricardo (editor)
Guthaus, Matthew (editor)
show less...
 (creator_code:org_t)
Berlin, Heidelberg : Springer Berlin Heidelberg, 2013
2013
English.
In: IFIP Advances in Information and Communication Technology. - Berlin, Heidelberg : Springer Berlin Heidelberg. - 9783642450723 - 9783642450730 ; 418, s. 88-106
  • Book chapter (peer-reviewed)
Abstract Subject headings
Close  
  • Compressed sensing (CS) is a universal low-complexity data compression technique for signals that have a sparse representation in some domain. While CS data compression can be done both in the analog- and digital domain, digital implementations are often used on low-power sensor nodes, where an ultra-low-power (ULP) processor carries out the algorithm on Nyquist-rate sampled data. In such systems an energy-efficient implementation of the CS compression kernel is a vital ingredient to maximize battery lifetime. In this paper, we propose an application-specific instruction-set processor (ASIP) processor that has been optimized for CS data compression and for operation in the subthreshold (sub-VT) regime. The design is equipped with specific sub-VT capable standard-cell based memories, to enable low-voltage operation with low leakage. Our results show that the proposed ASIP accomplishes 62× speed-up and 11.6× power savings with respect to a straightforward CS implementation running on the baseline low-power processor without instruction set extensions.

Subject headings

TEKNIK OCH TEKNOLOGIER  -- Elektroteknik och elektronik (hsv//swe)
ENGINEERING AND TECHNOLOGY  -- Electrical Engineering, Electronic Engineering, Information Engineering (hsv//eng)

Publication and Content Type

kap (subject category)
ref (subject category)

Find in a library

To the university's database

Search outside SwePub

Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.

 
pil uppåt Close

Copy and save the link in order to return to this view