WFRF:(Lu Zhonghai)
Sökning: WFRF:(Lu Zhonghai) > A single-cycle outp...
- 47 av 295
- Föregående post
- Nästa post
- Till träfflistan
| Fältnamn | Indikatorer | Metadata |
|---|---|---|
| 000 | 02528naa a2200385 4500 | |
| 001 | oai:DiVA.org:kth-100612 | |
| 003 | SwePub | |
| 008 | 120813s2012 | |||||||||||000 ||eng| | |
| 024 | 7 | a https://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-1006122 URI |
| 024 | 7 | a https://doi.org/10.1016/j.compeleceng.2012.02.0182 DOI |
| 040 | a (SwePub)kth | |
| 041 | a engb eng | |
| 042 | 9 SwePub | |
| 072 | 7 | a ref2 swepub-contenttype |
| 072 | 7 | a art2 swepub-publicationtype |
| 100 | 1 | a Chen, Yancang4 aut |
| 245 | 1 0 | a A single-cycle output buffered router with layered switching for Networks-on-Chips |
| 264 | 1 | b Elsevier BV,c 2012 |
| 338 | a print2 rdacarrier | |
| 500 | a QC 20120813 | |
| 520 | a We present a single-cycle output buffered router based on layered switching for networks on chips (NoCs). Different from state-of-the-art NoC routers, the router has three important characteristics: (1) It employs layered switching, which implements wormhole on top of virtual cut-through (VCT) switching; (2) In contrast to input buffered architectures, it adopts an output buffered architecture; (3) It is single cycle, meaning that the router pipeline takes only one cycle for all flits. Experimental results show that the router achieves up to 80% of ideal network throughput under uniform random traffic pattern. Compared with wormhole switching, layered switching achieves up to 36.9% latency reduction for 12-flit packets under uniform random traffic with an injection rate of 0.5 flit/cycle/node. Under 65 nm technology synthesized results show that its critical path has only 20 logic gates, and it reduces 11% area compared to the input virtual-channel router with the same buffer capacity. | |
| 650 | 7 | a TEKNIK OCH TEKNOLOGIERx Elektroteknik och elektronik0 (SwePub)2022 hsv//swe |
| 650 | 7 | a ENGINEERING AND TECHNOLOGYx Electrical Engineering, Electronic Engineering, Information Engineering0 (SwePub)2022 hsv//eng |
| 653 | a Microprocessor chips | |
| 653 | a Network architecture | |
| 653 | a Routers | |
| 653 | a Switching | |
| 700 | 1 | a Lu, Zhonghaiu KTH,Elektroniksystem4 aut0 (Swepub:kth)u1wqy6h0 |
| 700 | 1 | a Xie, Lunguo4 aut |
| 700 | 1 | a Li, Jinwen4 aut |
| 700 | 1 | a Zhang, Minxuan4 aut |
| 710 | 2 | a KTHb Elektroniksystem4 org |
| 773 | 0 | t Computers & electrical engineeringd : Elsevier BVg 38:4, s. 906-916q 38:4<906-916x 0045-7906x 1879-0755 |
| 856 | 4 8 | u https://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-100612 |
| 856 | 4 8 | u https://doi.org/10.1016/j.compeleceng.2012.02.018 |
Hitta via bibliotek
- Computers & electrical engineering (Sök värdpublikationen i LIBRIS)
Till lärosätets databas
- 47 av 295
- Föregående post
- Nästa post
- Till träfflistan
Hitta mer i SwePub
- Av författaren/redakt...
- Chen, Yancang
- Lu, Zhonghai
- Xie, Lunguo
- Li, Jinwen
- Zhang, Minxuan
- Om ämnet
-
- TEKNIK OCH TEKNOLOGIER
- TEKNIK OCH TEKNO ...
- och Elektroteknik oc ...
- Artiklar i publikationen
- Computers & elec ...
- Av lärosätet
- Kungliga Tekniska Högskolan
Sök utanför SwePub
- Sök vidare i:
- Google Book Search
- Google Scholar
Kungliga biblioteket hanterar dina personuppgifter i enlighet med EU:s dataskyddsförordning (2018), GDPR. Läs mer om hur det funkar här.
Så här hanterar KB dina uppgifter vid användning av denna tjänst.
- Copyright © LIBRIS - Nationella bibliotekssystem
- LIBRIS.kb.se
